| CPE/EE 422/522 |
| :---: |
| Advanced Logic Design |
| L15 |
| Electrical and Computer Engineering |
| University of Alabama in Huntsville |



## Files

- File input/output in VHDL
- Used in test benches
- Source of test data
- Storage for test results
- VHDL provides a standard TEXTIO package
- read/write lines of text



## Standard TEXTIO Package

- Contains declarations and procedures for working with files composed of lines of text
- Defines a file type named text:
type text is file of string;
- Contains procedures for reading lines of text from a file of type text and for writing lines of text to a file
16/07/2003 UAH-CPE/EE 422/522 ©AM 5


## Extracting Data from the Line Buffer

- To extract data from the line buffer, call a read procedure one or more times
- For example, if bv4 is a bit_vector of length four, the call

> read (buff, bv4)

- extracts a 4-bit vector from the buffer, sets bv4 equal to this vector, and adjusts the pointer buff to point to the next character in the buffer. Another call to read will then extract the next data object from the line buffer.


## Reading TEXTIO file

- Readline reads a line of text and places it in a buffer with an associated pointer
- Pointer to the buffer must be of type line, which is declared in the textio package as:
type line is access string;
- When a variable of type line is declared, it creates a pointer to a string
- Code
variable buff: line;
...
readline (test_data, buff);
- reads a line of text from test data and places it in a buffer which is pointed to by buff
16/07/2003 UAH-CPE/EE 422/522 ©AM $\quad 6$


## Extracting Data from the Line Buffer (cont'd)

- TEXTIO provides overloaded read procedures to read data of types bit, bit_vector, boolean, character, integer, real, string, and time from buffer
- Read forms

```
read(pointer, value)
read(pointer, value, good)
```

- good is boolean that returns TRUE if the read is successful and FALSE if it is not
- type and size of value determines which of the read procedures is called
- character, strings, and bit_vectors within files of type text are not delimited by quotes

16/07/2003
UAH-CPE/EE 422/522 ©AM

## Writing to TEXTIO files

- Call one or more write procedures to write data to a line buffer and then call writeline to write the line to a file
variable buffw : line;
variable int1 : integer
variable bv8 : bit_vector(7 downto 0);
...
write (buffw, int1, right, 6); --right just., 6 ch. wide
write (buffw, bv8, right, 10);
writeln (buffw, output_file);
- Write parameters: 1) buffer pointer of type line,

2) a value of any acceptable type,
3) justification (left or right), and 4) field width (number of characters)

| $16 / 07 / 2003$ | UAH-CPE/EE 422/522 @AM | 9 |
| :--- | :--- | :--- |

## An Example

- Procedure to read data from a file and store the data in a memory array
- Format of the data in the file
- address N comments
byte1 byte2 ... byten comments
- address -4 hex digits
- N -indicates the number of bytes of code
- bytei - 2 hex digits
- each byte is separated by one space
- the last byte must be followed by a space
- anything following the last state will not be read and will be treated as a comment

| $16 / 07 / 2003$ | UAH-CPE/EE 422/522 ©AM | 10 |
| :--- | :--- | :--- |

## An Example (cont'd)

- Code sequence: an example
- 12AC 7 ( 7 hex bytes follow) AE 03 B6 91 C7 00 OC (LDX imm, LDA dir, STA ext) 005B 2 (2 bytes follow)
01 FC_
- TEXTIO does not include read procedure for hex numbers
- we will read each hex value as a string of characters and then convert the string to an integer
- How to implement conversion?
- table lookup - constant named lookup is an array of integers
indexed by characters in the range ' 0 ' to ' $F$ '
- this range includes the 23 ASCII characters:
'0', '1', ... '9', ' $\because$ ', ';', '<', '=', '>', '?', '@', 'A', ... 'F'
- corresponding values:
$0,1, \ldots 9,-1,-1,-1,-1,-1,-1,-1,10,11,12,13,14,15$
16/07/2003 UAH-CPE/EE 422/522 ©AM


## VHDL Code to Fill Memory Array

Mbrary ieew;
use xemesta Jogk 1164, all

use std.festio.al;
entity besthl is
end bestif:
architecture firsem of testril is
type RAlHtype is array (0 to 8191) of std jogic wector? doweto 0 ).

Brecedure fil_memoryisignal mem: inout RAMType; is
type HerTable is arrayionaracter range <>) of integer;
$\therefore$ walld hex chars: $0,1, \ldots$. A, B, C, D, E, F (upper-cise ontp)
constant loakup : HexTable'Q' to 'P):-
$10,1,2,3,4,3,6,7,8,2,-1,-1,-1$,
$-1,-1,-1,1,10,11,12,13,14,15)$
file inflile: text rpen read_mode is "mem1.tot";-- open file for reading

- the infle: test is in "ruaml.tat"; - y-HDL. 'B7 wersen
variable butf; lires
arimble addr s: stringi'4 downto 1)
variable date_s =string(3 downto 1), - deta_s(1) has a space
variable adfr 1, byte_rrt: imeger; variable data: iobeger range 255 downto of
16/07/2003 UAH-CPE/EE 422/522 @AM



## Things to Remember

- Attributes associated to signals
- allow checking for setup, hold times, and other timing specifications
- Attributes associated to arrays
- allow us to write procedures that do not depend on the manner in which arrays are indexed
- Inertial and transport delays
- allow modeling of different delay types that occur in real systems
- Operator overloading
- allow us to extend the definition of VHDL operators so that they can be used with different types of operands

| 16/07/2003 | UAH-CPE/EE 422/522 @AM | 14 |
| :--- | :--- | :--- |

## Things to Remember (cont'd)

- Multivalued logic and the associated resolution functions
- allow us to model tri -state buses, and systems where a signal is driven by more than one source
- Generics
- allow us to specify parameter values for a component when the component is instantiated
- Generate statements
- efficient way to describe systems with iterative structure
- TEXTIO
- convenient way for file input/output

Networks for Arithmetic Operations
Case Study: Serial Adder with Accumulator


16/07/2003
UAH-CPE/EE 422/522 @AM


## Constraints on Input Labels

- Assume: I - input expression => we traverse the arc when $\mathrm{I}=1$

1. If $\mathrm{I}_{\mathrm{j}}$ and $\mathrm{Ij}_{\mathrm{j}}$ are any pair of input labels on arcs exiting state $\mathrm{S}_{\mathrm{k}}$, then $\mathrm{I}_{\mathrm{i}} \mathrm{f}_{\mathrm{j}}$ - 0 ifl $\neq 1$.

Assures that at most one input label can be 1 at any given time
2. If n arcs exit state $5_{k}$ and the n arcs have input labels $\mathrm{I}_{1}, \mathrm{I}_{2}, \ldots, \mathrm{In}$, respectively, then $\mathrm{I}_{1}+\mathrm{I}_{2}+\ldots+\mathrm{I}_{\mathrm{n}}=1$.

Assures that at least one input label will be 1 at any given time
$1+2$ : Exactly one label will be 1 =>
the next state will be uniquely defined for every input combination

## State Graphs for Control Networks

- Use variable names instead of 0 s and 1 s
- E.g., XiXj/ZpZq
- if Xi and $\mathrm{Xj}_{\mathrm{j}}$ inputs are 1 , the outputs Zp and Zq are 1 (all other outputs are 0s)
- E.g., $X=X 1 X 2 X 3 X 4, Z=Z 1 Z 2 Z 3 Z 4$
- X1X4'/Z2Z3 == 1 - - $0 / 0110$

|  |  |  |
| :--- | :--- | :--- |
|  |  |  |
| $16 / 07 / 2003$ | UAH-CPE/EE 422/522 @AM | 18 |



Block Diagram of a Binary Multiplier


Ad - add signal // adder outputs are stored into the ACC
Sh - shift signal // shift all 9 bits to right
Ld - load signal // load multiplier into the 4 lower bits of the ACC and clear the upper 5-bits

22
library BITLIB;
library BITLIB;
use BITLIS, bt pack.all;
use BITLIS, bt pack.all;
entity mult4x4 is
entity mult4x4 is
port (Clk, St: in bit)
port (Clk, St: in bit)
Mplier,Mkand : in bit_ wactor(3 downto 0
Mplier,Mkand : in bit_ wactor(3 downto 0
Done: out bk);
Done: out bk);
end mul4 4.4;
end mul4 4.4;
architecture behavel of mas4\times4 is
architecture behavel of mas4\times4 is
signal State: inkeger range 0 to 9;
signal State: inkeger range 0 to 9;
signal Acc: tst rector'b downta o!:_- acumulater
signal Acc: tst rector'b downta o!:_- acumulater
alias M: but is ACL(0);
alias M: but is ACL(0);
process
process
begin
begin
wait untal Clk = '1% - exacutes on rising edge of dock
wait untal Clk = '1% - exacutes on rising edge of dock
case SLate is
case SLate is
ifSt='1'then
ifSt='1'then
HCC/B dewnto a) <- "00000"
HCC/B dewnto a) <- "00000"
MCCO7 downto 0% << Nplier:
MCCO7 downto 0% << Nplier:
and if:ate <=1
and if:ate <=1
16/07/2003
16/07/2003
UAH-CPE/EE 422/522 @AM
UAH-CPE/EE 422/522 @AM
- ntial stane
- ntial stane
- Begin cycle
- Begin cycle
\# Begin cycle
\# Begin cycle
end if:
end if:
25
25

## Multiplier Control with Counter

- Current design: control part generates the control signals (shift/add) and counts the number of steps
- If the number of bits is large (e.g., 64), the control network can be divided into a counter and a shift/add control

Multiplier Control with Counter (cont'd)


Add-shifts control: tests St and $M$ and generates the proper sequence of add and shift signals
Counter control: counter generates a completion signal K that stops the multiplier after the proper number of shifts have been completed

16/07/2003


## Array Multiplier (contd)

- Complexity of the N -bit array multiplier
- number of AND gates = ?
- number of $\mathrm{HA}=$ ?
- number of $\mathrm{FA}=$ ?
- Delay
- lg - longest AND gate delay
- tad - longest possible delay through an adder


## Multiplication of Signed Binary Numbers

- How to multiply signed binary numbers?
- Procedure
- Complement the multiplier if negative
- Complement the multiplicand if negative
- Multiply two positive binary numbers
- Complement the product if it should be negative
- Simple but requires more hardware and time than other available methods

16/07/2003 UAH-CPE/EE 422/522 @AM
34

## Multiplication of Signed Binary Numbers

- Four cases
- Multiplicand is positive, multiplier is positive
- Multiplicand is negative, multiplier is positive
- Multiplicand is positive, multiplier is negative
- Multiplier is negative, multiplicand is negative
- Examples
$-0111 \times 0101=$ ?
- Preserve the sign of the partial product
$-1101 \times 0101=$ ? $\quad$ If multiplier is negative, complement
$-0101 \times 1101=? \quad$ the multiplicand before adding it in at
$-1011 \times 1101=?$ the last step


## 2's Complement Multiplier



16/07/2003
UAH-CPE/EE 422/522 ©AM



|  | Command File and Simulation |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | nd fia t Saba 2,221 10.0 -3/6) nd 220 kr 1101 | - man | Prod | $\begin{aligned} & \text { mukip } \\ & \text { buct } \end{aligned}$ |  |  |  |  |  |
|  | $n 8$ | deita |  | St | Sexte | ${ }^{*}$ | 0 | Dene | Protuct |  |
|  | $a$ | +1 | 1 | D |  | 5060 | 5600 | D | ${ }^{1000000}$ |  |
|  | 2 | $+10$ | 1 | 1 | D | 1006 | atco | D | 1000000 |  |
|  | 13 | +0 | 1 | 1 | D | t060 | 2500 | - | 1000000 |  |
|  | 20 | $+1$ | $t$ | 1 | 1 | 1060 | 3101 | b | v000000 |  |
|  | 22 | 40 | $t$ | 0 | 1 | tceo | 3201 | - | 2000000 |  |
|  | 33 | +10 | 9 | 0 | 1 | to6e | 3301 | 0 | 5000000 |  |
|  | 43 | +1 | $t$ | 0 | 2 | s030 | 1210 | D | -000000 |  |
|  | 58 | +0 | $a$ | 0 | 2 | toub | 3710 | p | *000000 |  |
|  | 69 | +1 | $t$ | 0 | 5 | tees | 4113 | $p$ | *60000] |  |
|  | 70 | +0 | 9 | 0 | 5 | teel | 4111 | 0 | *000000 |  |
|  | 83 | +1 | t | 6 | 4 | 4601 | 4011 | 0 | 560000 |  |
|  | 93 | + 0 | 1 | 0 | 4 | 4011 | 2011 | b | 5000000 |  |
|  | 103 | $+2$ | $t$ | 0 | 5 | 1111 | \$601 | 1 | 1110000 |  |
|  | 119 | $+0$ | 9 | 0 | 5 | 1111 | 3601 | 1 | 111000 L |  |
|  | 129 | +1 | 1 | 0 | - | 1111 | 5061 | - | 111000 L |  |
| 16/07/2003 | UAH-CPE/EE 422/522 ©AM |  |  |  |  |  |  |  |  | 42 |



## Digital design with SM Charts

- State graphs used to describe state machines controlling a digital system

- Alternative: use state machine flowchart


## State Machine Charts

- SM chart or ASM (Algorithmic State Machine) chart
- Easier to understand the operation of digital system by examining of the SM chart instead of equivalent state graph
- SM chart leads directly to hardware realization



Converting a State Graph to an SM Chart


