
CPE/EE 422/522 Advanced Logic Design L15

Electrical and Computer Engineering
University of Alabama in Huntsville

Outline

- VHDL
 - What we know (additional topics)
 - Attributes
 - Transport and Inertial Delays
 - Operator Overloading
 - Multivalued Logic and Signal Resolution
 - IEEE 1164 Standard Logic
 - Generics
 - Generate Statements
 - Synthesis of VHDL Code
 - Synthesis Examples
 - What we don't know
 - Files and Text IO
 - Networks for Arithmetic Operations
 - SM Charts

16/07/2003

UAH-CPE/EE 422/522 ©AM

2

Files

- File input/output in VHDL
- Used in test benches
 - Source of test data
 - Storage for test results
- VHDL provides a standard TEXTIO package
 - read/write lines of text

16/07/2003

UAH-CPE/EE 422/522 ©AM

3

Files

File Declaration

file file-name: file-type [**open** mode] **is** "file-pathname";

Example:

```
file test_data: text open read_mode is "c:\test1\test.dat"
```

> declares a file named test_data of type text which is opened in the read mode. The physical location of the file is in the test1 directory on the c: drive.

Modes for Opening a File

read_mode file elements can be read using a read procedure

write_mode new empty file is created; elements can be written using a write procedure

append_mode allows writing to an existing file

16/07/2003

UAH-CPE/EE 422/522 ©AM

4

Standard TEXTIO Package

- Contains declarations and procedures for working with files composed of lines of text
- Defines a file type named text:
`type text is file of string;`
- Contains procedures for reading lines of text from a file of type text and for writing lines of text to a file

16/07/2003

UAH-CPE/EE 422/522 ©AM

5

Reading TEXTIO file

- `Readline` reads a line of text and places it in a buffer with an associated pointer
- Pointer to the buffer must be of type line, which is declared in the textio package as:
`type line is access string;`
- When a variable of type line is declared, it creates a pointer to a string
- Code

```
variable buff: line;  
...  
readline (test_data, buff);
```

 - reads a line of text from test_data and places it in a buffer which is pointed to by buff

16/07/2003

UAH-CPE/EE 422/522 ©AM

6

Extracting Data from the Line Buffer

- To extract data from the line buffer, call a read procedure one or more times
- For example, if bv4 is a bit_vector of length four, the call
`read(buff, bv4)`
 - extracts a 4-bit vector from the buffer, sets bv4 equal to this vector, and adjusts the pointer buff to point to the next character in the buffer. Another call to read will then extract the next data object from the line buffer.

16/07/2003

UAH-CPE/EE 422/522 ©AM

7

Extracting Data from the Line Buffer (cont'd)

- TEXTIO provides overloaded `read` procedures to read data of types bit, bit_vector, boolean, character, integer, real, string, and time from buffer
- Read forms

```
read(pointer, value)  
read(pointer, value, good)
```

 - good is boolean that returns TRUE if the read is successful and FALSE if it is not
 - type and size of value determines which of the read procedures is called
 - character, strings, and bit_vectors within files of type text are not delimited by quotes

16/07/2003

UAH-CPE/EE 422/522 ©AM

8

Writing to TEXTIO files

- Call one or more write procedures to write data to a line buffer and then call writeline to write the line to a file

```
variable buffw : line;
variable int1 : integer;
variable bv8 : bit_vector(7 downto 0);
...
write(buffw, int1, right, 6); --right just., 6 ch. wide
write(buffw, bv8, right, 10);
writeln(buffw, output_file);
```

- Write parameters: 1) buffer pointer of type line, 2) a value of any acceptable type, 3) justification (left or right), and 4) field width (number of characters)

16/07/2003

UAH-CPE/EE 422/522 ©AM

9

An Example

- Procedure to read data from a file and store the data in a memory array

- Format of the data in the file

```
- address N comments
byte1 byte2 ... byteN comments
  • address - 4 hex digits
  • N - indicates the number of bytes of code
  • bytei - 2 hex digits
  • each byte is separated by one space
  • the last byte must be followed by a space
  • anything following the last state will not be read
  and will be treated as a comment
```

16/07/2003

UAH-CPE/EE 422/522 ©AM

10

An Example (cont'd)

- Code sequence: an example
 - 12AC 7 (7 hex bytes follow)
 - AE 03 B6 91 C7 00 0C (LDX imm, LDA dir, STA ext)
 - 005B 2 (2 bytes follow)
 - 01 FC_
- TEXTIO does not include read procedure for hex numbers
 - we will read each hex value as a string of characters and then convert the string to an integer
- How to implement conversion?
 - table lookup - constant named lookup is an array of integers indexed by characters in the range '0' to 'F'
 - this range includes the 23 ASCII characters: '0', '1', ..., '9', ':', ';', '<', '=', '>', '?', '@', 'A', ..., 'F'
 - corresponding values:
0, 1, ..., 9, -1, -1, -1, -1, -1, -1, -1, -1, 10, 11, 12, 13, 14, 15

16/07/2003

UAH-CPE/EE 422/522 ©AM

11

VHDL Code to Fill Memory Array

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all; -- CONV_STD_LOGIC_VECTOR(int, size)
use std.textio.all;

entity testfill is
end testfill;

architecture fillmem of testfill is
type RAMtype is array (0 to 8191) of std_logic_vector(? downto 0);
signal mem: RAMtype := (others=>(others=>'0'));

procedure fill_memory(signal mem: inout RAMtype) is
type HexTable is array(character range <>) of integer;
-- valid hex chars: 0, 1, ... A, B, C, D, E, F (upper-case only)
constant lookup : HexTable('0' to 'F') :=
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, -1, -1, -1,
-1, -1, -1, -1, 10, 11, 12, 13, 14, 15];
file infile: text open read_mode is "mem1.txt"; -- open file for reading
-- file infile: text is in "mem1.txt"; -- VHDL 'B7' version
variable buff: line;
variable addr_s: string(4 downto 1);
variable data_s : string(3 downto 1); -- data_s[1] has a space
variable addr1, byte_cnt: integer; variable data: integer range 255 downto 0;
```

16/07/2003

UAH-CPE/EE 422/522 ©AM

12

VHDL Code to Fill Memory Array (cont'd)

```

begin
  while (not endfile(infile)) loop
    readline (infile, buff);
    read (buff, addr_s);           -- read addr hexnum
    read(buff, byte_cnt);         -- read number of bytes to read
    addr1 := lookup(addr_s(4))*4096 + lookup(addr_s(3))*256
      + lookup(addr_s(2))*16 + lookup(addr_s(1));
    readline (infile, buff);
    for i in 1 to byte_cnt loop
      read (buff, data_s);        -- read 2 digit hex data and a space
      data := lookup(data_s(3))*16 + lookup(data_s(2));
      mem(addr1) <= CONV_STD_LOGIC_VECTOR(data, 8);
      addr1 := addr1 + 1;
    end loop;
  end while;
end fill_memory;

begin
  testbench: process
  begin
    fill_memory(mem);
    -- insert code that uses memory data
  end process;
end fillmem;

```

16/07/2003

UAH-CPE/EE 422/522 ©AM

13

Things to Remember

- Attributes associated to signals
 - allow checking for setup, hold times, and other timing specifications
- Attributes associated to arrays
 - allow us to write procedures that do not depend on the manner in which arrays are indexed
- Inertial and transport delays
 - allow modeling of different delay types that occur in real systems
- Operator overloading
 - allow us to extend the definition of VHDL operators so that they can be used with different types of operands

16/07/2003

UAH-CPE/EE 422/522 ©AM

14

Things to Remember (cont'd)

- Multivalued logic and the associated resolution functions
 - allow us to model tri-state buses, and systems where a signal is driven by more than one source
- Generics
 - allow us to specify parameter values for a component when the component is instantiated
- Generate statements
 - efficient way to describe systems with iterative structure
- TEXTIO
 - convenient way for file input/output


16/07/2003

UAH-CPE/EE 422/522 ©AM

15

Networks for Arithmetic Operations

Case Study: Serial Adder with Accumulator



16/07/2003


UAH-CPE/EE 422/522 ©AM

16

Networks for Arithmetic Operations

Serial Adder with Accumulator

	X	Y	c_i	sum	c_{i+1}
t_0	0101	0111	0	0	1
t_1	0010	1011	1	0	1
t_2	0001	1101	1	1	1
t_3	1000	1110	1	1	0
t_4	1100	0111	0	(1)	(0)



Present State	Next State		Present Output (Sh)	
	N=0	N=1	N=0	N=1
S ₀	S ₀	S ₁	0	1
S ₁	S ₂	S ₂	1	1
S ₂	S ₃	S ₃	1	1
S ₃	S ₀	S ₀	1	1

16/07/2003

UAH-CPE/EE 422/522 ©AM

17

State Graphs for Control Networks

- Use variable names instead of 0s and 1s
 - E.g., $X_i X_j / Z_p Z_q$
 - if X_i and X_j inputs are 1, the outputs Z_p and Z_q are 1 (all other outputs are 0s)
 - E.g., $X = X_1 X_2 X_3 X_4$, $Z = Z_1 Z_2 Z_3 Z_4$
 - $X_1 X_4 / Z_2 Z_3 = 1 \text{ -- } 0 / 0 1 1 0$

16/07/2003

UAH-CPE/EE 422/522 ©AM

18

Constraints on Input Labels



- Assume: I – input expression \Rightarrow we traverse the arc when $I=1$
- If I_j and I_k are any pair of input labels on arcs exiting state S_k , then $I_j I_k = 0$ if $j \neq k$.
Assures that at most one input label can be 1 at any given time
 - If n arcs exit state S_k and the n arcs have input labels I_1, I_2, \dots, I_n , respectively, then $I_1 + I_2 + \dots + I_n = 1$.
Assures that at least one input label will be 1 at any given time
- $1 + 2$: Exactly one label will be 1 \Rightarrow the next state will be uniquely defined for every input combination

16/07/2003

UAH-CPE/EE 422/522 ©AM

19

Constraints on Input Labels (cont'd)




16/07/2003

UAH-CPE/EE 422/522 ©AM

20

Networks for Arithmetic Operations

Case Study: Serial Parallel Multiplier




Note: we use unsigned binary numbers

16/07/2003

UAH-CPE/EE 422/522 ©AM

21

Block Diagram of a Binary Multiplier



Ad – add signal // adder outputs are stored into the ACC
 Sh – shift signal // shift all 9 bits right
 Ld – load signal // load multiplier into the 4 lower bits of the ACC
 and clear the upper 5 bits

16/07/2003

UAH-CPE/EE 422/522 ©AM

22

Multiplication Example




dividing line between product and multiplier

16/07/2003

UAH-CPE/EE 422/522 ©AM

23

State Graph for Binary Multiplier



16/07/2003

UAH-CPE/EE 422/522 ©AM

24

Behavioral VHDL Model

```

library BITLIB;
use BITLIB.bit_pack.all;
entity mult4X4 is
  port (Clk, St: in bit;
        Mplier, M2and: in bit_vector(3 downto 0);
        Done: out bit);
end mult4X4;

architecture behav of mult4X4 is
  signal State: integer range 0 to 9; -- accumulator
  signal ACC: bit_vector(8 downto 0); -- M is bit 0 of ACC
  alias M: bit is ACC(0);
begin
  process
  begin
    wait until Clk = '1'; -- executes on rising edge of clock
    case State is
      when 0 => -- initial State
        if St = '1' then
          ACC(8 downto 4) <= '00000'; -- Begin cycle
          ACC(3 downto 0) <= Mplier; -- load the multiplier
          State <= 1;
        end if;
    end case;
  end process;
end behav;

```

16/07/2003

UAH-CPE/EE 422/522 ©AM

25

Behavioral VHDL Model (cont'd)

```

when 1 | 3 | 5 | 7 => -- "add/shift" State
  if M = '1' then -- Add multiplier
    ACC(8 downto 4) <= add94(ACC(7 downto 4), M2and(0));
    State <= State + 1;
  else -- Shift accumulator right
    ACC <= '0' & ACC(8 downto 1);
    State <= State + 2;
  end if;
when 2 | 4 | 6 | 8 => -- "shift" State
  ACC <= '0' & ACC(8 downto 1); -- Right shift
  State <= State + 1;
when 9 => -- End of cycle
  State <= 0;
end case;
end process;
Done <= '1' when State = 9 else '0';
end behav;

```

16/07/2003

UAH-CPE/EE 422/522 ©AM

26

Multiplier Control with Counter

- Current design: control part generates the control signals (shift/add) and counts the number of steps
- If the number of bits is large (e.g., 64), the control network can be divided into a counter and a shift/add control

16/07/2003

UAH-CPE/EE 422/522 ©AM

27

Multiplier Control with Counter (cont'd)



Add-shifts control: tests St and M and generates the proper sequence of add and shift signals


Counter control: counter generates a completion signal K that stops the multiplier after the proper number of shifts have been completed

16/07/2003


UAH-CPE/EE 422/522 ©AM

28

Multiplier Control with Counter (cont'd)




(a) Multiplier control



(b) State graph for add-shift control

- Increment counter each time a shift signal is generated
- Generate K after n-1 shifts occurred



16/07/2003

UAH-CPE/EE 422/522 ©AM

29

Operation of a Multiplier Using Counter

Time	State	Counter	Product Register	St	M	K	Load	Ad	Sh	Done
t0	S0	00	000000000	0	0	0	0	0	0	0
t1	S0	00	000000000	1	0	0	1	0	0	0
t2	S1	00	000001000	0	1	0	0	1	0	0
t3	S2	00	011011011	0	1	0	0	0	1	0
t4	S1	01	001101101	0	1	0	0	1	0	0
t5	S2	01	100111101	0	1	0	0	0	1	0
t6	S1	10	010011110	0	0	0	0	0	1	0
t7	S1	11	001001111	0	1	1	0	1	0	0
t8	S2	11	100011111	0	1	1	0	0	1	0
t9	S3	00	010001111	0	1	0	0	0	0	1

16/07/2003

UAH-CPE/EE 422/522 ©AM

30

Array Multiplier

	X_3	X_2	X_1	X_0	Multiplicand				
	Y_3	Y_2	Y_1	Y_0	Multiplier				
	X_3Y_0	X_2Y_0	X_1Y_0	X_0Y_0	partial product 0				
	X_3Y_1	X_2Y_1	X_1Y_1	X_0Y_1	partial product 1				
	C_{13}	C_{12}	C_{11}	C_{10}	1st row carries				
	C_{13}	S_{13}	S_{12}	S_{11}	S_{10}	1st row sums			
	X_3Y_2	X_2Y_2	X_1Y_2	X_0Y_2	partial product 2				
	C_{22}	C_{21}	C_{20}		2nd row carries				
	C_{23}	S_{23}	S_{22}	S_{21}	S_{20}	2nd row sums			
	X_3Y_3	X_2Y_3	X_1Y_3	X_0Y_3	partial product 3				
	C_{32}	C_{31}	C_{30}		3rd row carries				
	C_{33}	S_{33}	S_{32}	S_{31}	S_{30}	3rd row sums			
	P_7	P_6	P_5	P_4	P_3	P_2	P_1	P_0	final product


- What do we need to realize Array Multiplier?
- AND gates = ?
- FA = ?
- HA = ?

16/07/2003

UAH-CPE/EE 422/522 ©AM

31

Array Multiplier (cont'd)



16/07/2003

UAH-CPE/EE 422/522 ©AM

32

Array Multiplier (cont'd)

- Complexity of the N-bit array multiplier
 - number of AND gates = ?
 - number of HA = ?
 - number of FA = ?
- Delay
 - t_g – longest AND gate delay
 - t_{ad} – longest possible delay through an adder

16/07/2003

UAH-CPE/EE 422/522 ©AM

33

Multiplication of Signed Binary Numbers

- How to multiply signed binary numbers?
- Procedure
 - Complement the multiplier if negative
 - Complement the multiplicand if negative
 - Multiply two positive binary numbers
 - Complement the product if it should be negative
- Simple but requires more hardware and time than other available methods

16/07/2003

UAH-CPE/EE 422/522 ©AM

34

Multiplication of Signed Binary Numbers


- Four cases
 - Multiplicand is positive, multiplier is positive
 - Multiplicand is negative, multiplier is positive
 - Multiplicand is positive, multiplier is negative
 - Multiplier is negative, multiplicand is negative
 - Examples
 - $0111 \times 0101 = ?$
 - $1101 \times 0101 = ?$
 - $0101 \times 1101 = ?$
 - $1011 \times 1101 = ?$
- Preserve the sign of the partial product at each step
 - If multiplier is negative, complement the multiplicand before adding it in at the last step

16/07/2003

UAH-CPE/EE 422/522 ©AM

35

2's Complement Multiplier




16/07/2003

UAH-CPE/EE 422/522 ©AM

36

State Graph for 2's Complement Multiplier




16/07/2003

UAH-CPE/EE 422/522 ©AM

37

Faster Multiplier




- Move wires from the adder outputs one position to the right => add and shift can occur at the same clock cycle

16/07/2003

UAH-CPE/EE 422/522 ©AM

38

State Graph for Faster Multiplier



16/07/2003

UAH-CPE/EE 422/522 ©AM

39

Behavioral Model for Faster Multiplier

```

library BITLIB;
use BITLIB.bit_pack.all;

entity mult2C is
    port (CLK, St: in bit;
          Mplier, Mcard: in bit_vector(3 downto 0);
          Product: out bit_vector(6 downto 0);
          Done: out bit);
end mult2C;

architecture behavior of mult2C is
    signal State: integer range 0 to 5;
    signal A, B: bit_vector(3 downto 0);
    alias M: bit is #000;

    begin
        process
            variable addout: bit_vector(4 downto 0);
        begin
            wait until CLK = '1';
            case State is
                when 0 => -- Initial State
                    A <= "0000"; -- Begin cycle
                    B <= Mplier; -- load the multiplier
                    State <= 1;
                and if;
            end case;
        end process;
    end architecture;

```

16/07/2003

UAH-CPE/EE 422/522 ©AM

40

Behavioral Model for Faster Multiplier

```

when 1 | 2 | 3 => -- "add/shift" State
  if M = '1' then
    addtest := add4(A, Mand, '0'); -- Add multiplicand to A and shift
    A <= MAnd(3) & addtest(3 downto 1);
    B <= addout(0) & B(3 downto 1);
  else
    A <= A(3) & A(3 downto 1); -- Arithmetic right shift
    B <= A(0) & B(3 downto 1);
  end if;
  State <= State + 1; -- add complement if sign bit
  -- of multiplier is 1
  if M = '1' then
    addtest := add4(A, not MAnd, '1');
    A <= not MAnd(3) & addtest(3 downto 1);
    B <= addout(0) & B(3 downto 1);
  else
    A <= A(3) & A(3 downto 1); -- Arithmetic right shift
    B <= A(0) & B(3 downto 1);
  end if;
  State <= 5; wait for 0 ns;
  Done <= '1'; Product <= A(2 downto 0) & B;
when 5 =>
  State <= 6; -- output product
  Done <= '0';
end case;
end process;
end behave2;

```

16/07/2003

UAH-CPE/EE 422/522 ©AM

41

Command File and Simulation

```

-- command file to test signed multiplier
let CLK St State A B Done Product
force st 1 2, 0 22
force ck 1 0, 0 10 - repeat 20
-- (S0B = -340)
force MAnd 0101
force MAndr 1101
run 120

```

ns	delta	CLK	St	State	A	B	Done	Product
0	+1	1	0	0	0000	0000	0	0000000
2	+0	1	1	0	0000	0000	0	0000000
10	+0	0	1	0	0000	0000	0	0000000
20	+1	1	1	1	0000	1101	0	0000000
22	+0	1	0	1	0000	1101	0	0000000
30	+0	0	0	1	0000	1101	0	0000000
40	+1	1	0	2	0010	1110	0	0000000
50	+0	0	0	2	0010	1110	0	0000000
60	+1	1	0	3	0001	0111	0	0000000
70	+0	0	0	3	0001	0111	0	0000000
80	+1	1	0	4	0011	0011	0	0000000
90	+0	0	0	4	0011	0011	0	0000000
100	+2	1	0	5	1111	0001	1	1110001
110	+0	0	0	5	1111	0001	1	1110001
120	+1	1	0	0	1111	0001	0	1110001

16/07/2003

UAH-CPE/EE 422/522 ©AM

42

Test Bench for Signed Multiplier

```

library BITLIB;
use BITLIB.DE_pkg.all;
entity testmult is
  architecture test of testmult is
    component mult2C
      port(CLK, St: in bit;
           MAndr, MAnd: in bit_vector(3 downto 0);
           Product: out bit_vector(6 downto 0);
           Done: out bit);
    end component;
    constant N: integer := 11; type arr is array(1 to N) of bit_vector(3 downto 0);
    constant MAnders: arr := ("0111", "1101", "0101", "1101", "0111", "0101", "0111",
                              "1000", "0000", "1111", "1011");
    constant MAndrarr: arr := ("0101", "0001", "1101", "1101", "0111", "0111", "0111", "1000",
                              "1000", "1101", "1111", "0000");
    signal CLK, St, Done: bit; signal MAndr, MAnd: bit_vector(3 downto 0);
    signal Product: bit_vector(6 downto 0);
  begin
    CLK <= not CLK after 10 ns;
  process
  begin
    for i in 1 to N loop
      MAnd <= MAnders(i); MAndr <= MAndrarr(i); St <= '1';
      wait until rising_edge(CLK); St <= '0'; wait until falling_edge(Done);
    end loop;
  end process;
  mult: mult2C port map(CLK, St, MAndr, MAnd, Product, Done);
end test;

```

16/07/2003

UAH-CPE/EE 422/522 ©AM

43

Digital design with SM Charts

- State graphs used to describe state machines controlling a digital system



- Alternative: use state machine flowchart

16/07/2003

UAH-CPE/EE 422/522 ©AM

44

State Machine Charts


- SM chart or ASM (*Algorithmic State Machine*) chart
- Easier to understand the operation of digital system by examining of the SM chart instead of equivalent state graph
- SM chart leads directly to hardware realization

16/07/2003

UAH-CPE/EE 422/522 ©AM

45

Components of SM charts




16/07/2003

UAH-CPE/EE 422/522 ©AM

46

SM Blocks

SM chart is constructed from SM blocks




16/07/2003

UAH-CPE/EE 422/522 ©AM

47

Equivalent SM Blocks




16/07/2003

UAH-CPE/EE 422/522 ©AM

48

Equivalent SM Charts for Comb Networks




16/07/2003

UAH-CPE/EE 422/522 ©AM

49

Block with Feedback




16/07/2003

UAH-CPE/EE 422/522 ©AM

50

Equivalent SM Blocks




16/07/2003

UAH-CPE/EE 422/522 ©AM

51

Converting a State Graph to an SM Chart



16/07/2003

UAH-CPE/EE 422/522 ©AM

52